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We report an In0.75Ga0.25As metal-oxide-semiconductor high-electron-mobility transistor with a
peak Hall mobility of 8300 cm2/Vs at a carrier density of 2 1012 cm2. Comparison of split
capacitance-voltage (CV) and Hall Effect measurements for the extracted electron mobility have
shown that the split-CV can lead to an overestimation of the channel carrier concentration and a
corresponding underestimation of electron mobility. An analysis of the electron density dependence
versus gate voltage allows quantifying the inaccuracy of the split-CV technique. Finally, the
analysis supported by multi-channel conduction simulations indicates presence of carriers spill
over into the top InP barrier layer at high gate voltages. VC 2011 American Institute of Physics.
[doi:10.1063/1.3665033]
In recent years, significant research efforts have focused
on exploring the use of high mobility materials such as III-
V, Ge, and graphene as replacements for Si channels in
future complementary metal-oxide-semiconductor (CMOS)
technology nodes. In the case of III-V channel materials
there has been a growing interest in quantum well field-
effect transistors (QW-FETs) or metal-oxide-semiconductor
high-electron-mobility transistors (MOSHEMTs) due to the
high intrinsic electron mobility of III-V materials.1–5 The use
of In0.7Ga0.3As MOSFETs with an Al2O3 gate oxide and
InP/In0.52Al0.48As double-barrier layer structures have been
reported with a peak channel mobility of 4729 cm2/Vs at a
density of 1.5 1012 cm2 and capacitance equivalent thick-
ness (CET) 3 nm.1 High-k InGaAs MOSFETs employing a
flat band architecture, with a GaAs/AlGaAs barrier layer and
bottom Si-d doping, exhibited a peak mobility reaching 5500
cm2/Vs, at density of 23 1012 cm2 for a CET around
5 nm.2 The electron mobilities reported were extracted using
the split capacitance-voltage (CV) technique,6 which
assumes that the integral of the gate-to-channel capacitance
(Cgc) yields the charge density contributing to conduction.
However, for device structures that exhibit high interface
state densities (Dit), the interface states can affect the calcu-
lated mobility,7 which must be taken into account when
using the split CV method. When the energies of interface
defects in the high-k/InGaAs system align with the InGaAs
conduction band, the evaluation of true effective mobility
(leff) from the split CV is further complicated.
8,9 As the Hall
voltage is developed by mobile charges only, the Hall Effect
technique can yield values for the conduction charge density
and the carrier mobility that are not impacted by the interface
states/defects. This study applied both techniques to extract
and compare the carrier density and mobility values deter-
mined using the split CV method and the gated Hall bar
approach for InGaAs MOSHEMT devices.
Lattice-matched buffer layers of InAlAs were grown on
a semi-insulating InP substrate using molecular beam epi-
taxy. The channel was 10 nm In0.75Ga0.25As. Carriers in the
channel were separated from the dopants to reduce Coulomb
scattering due to ionized impurities. This was achieved by
placing a 3 1012 cm2 silicon delta-doped layer into the
lower InAlAs barrier and by introducing an undoped spacer
layer between the delta-doped layer and the channel. The
channel was then buried using a 2 nm thin undoped large
band gap InP barrier layer and thick nþ InGaAs capping
layer. After growth, an active region was patterned, the nþ
capping layer was etched out in the active region, and 1 nm
Al2O3/5 nm ZrO2/TiN films were deposited by atomic layer
deposition (ALD). The use of Al2O3/high-k bilayers has
been shown to reduce gate leakage and interface defect den-
sity in In0.53Ga0.47As MOS systems.
10 A high resolution
cross-sectional transmission electron microscopy (HRTEM)
image through the gate stack region of the high-k
In0.75Ga0.25As MOSHEMT is shown in the inset to Fig. 1.
The nþ InGaAs cap remained in the source-drain junctions,
and a metal was used for making ohmic contacts. After de-
vice lithography, Hall bar-type MOSHEMTs with a gate
length (L)¼ 170 lm and width (W)¼ 20 lm were used for
electrical measurements. A long channel device was chosen
to minimize the effect of series resistance.
Fig. 1 shows the temperature dependence of the MOSH-
EMT transfer characteristics at a drain voltage
(Vds)¼ 50mV over a range of temperatures (77K to 300K).
The gate leakage current was found to be less than 3 109
A at a gate voltage (Vg)¼ 1V, which is negligible compared
to the drain current (Id). The drain current for Vg> 0 is
reduced at higher temperatures, and the influence of temper-
ature on the drain current tends to diminish as the gate volt-
age increases. This effect could be associated with the
carriers spilling over into the InP barrier layer, which is
more effective at elevated temperatures, and preventing the
channel carrier concentration from increasing at higher gate
voltages. Such population of the barrier layer may result in
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the formation of a parallel channel, and is considered later in
this letter.
The off-current (Ioff) is significantly reduced at lower
temperatures, whereas Igate is much less than Ioff at all temper-
atures. At Vg¼1V, the activation energy of 0.14 eV was
extracted, similar to that reported for trap assisted tunneling
(TAT) in an InP film,11 suggesting a defect-related conduction
through the InP barrier layer may be the source of the high Ioff
current. From the high resolution TEM inset in Figure 1, no
interfacial layer between the Al2O3 and III-V substrate or
between TiN and ZrO2 was observed within the resolution
limits. However, Dit in the lower band gap region is on the
order of 1013 cm2eV1 (not shown), which degrades the sub-
threshold slope (SS) and could also contribute to the Ioff.
To delineate contributions from gate stack defects and/
or carrier spill over into the barrier layer to electron mobility,
the leff is compared to the Hall mobility (lHall) extracted
using the Hall Effect measurement at room temperature.12,13
For the Hall Effect measurements, a magnetic field (B) up to
0.58 T was applied. A linear relationship between VHall and
B for various Vg was observed, and the Hall carrier density
(nHall) values were extracted. The lHall values deduced from
the conductance measurements along the channel using the
extracted nHall are presented in Fig. 2.
In agreement with previous reports in Refs. 1, 4, and 5,
high-k/In0.75Ga0.25As devices with an InP barrier layer ex-
hibit a high peak channel mobility (leff 5300 cm2/Vs and
lHall 8300 cm2/Vs at room temperature), mainly due to:
(1) charge transport occurring primarily at the epitaxial InP/
In0.75Ga0.25As interface as opposed to an high-k/InxGa1-xAs
interface, (2) better interface passivation using a composite
high-k/Al2O3 bilayer structure
10,14 and the use of an undoped
InP barrier, and (3) separation of the channel carriers from
the scattering centers in the high-k dielectric and/or along the
high-k/III-V interface due to the barrier layer (InP) with a
large band gap.
The maximum difference between lHall and leff (as
measured by the split CV method) is typically less than
10%-20% for Si MOSFETs,12 while the measurements on
our devices exhibited a much greater difference (56%).
This could be related to a significant capacitance contribu-
tion to the measured Cgc from immobile charges when using
the split CV technique and/or to the presence of parallel con-
duction channels in the In0.75Ga0.25As channel and the InP
capping layer. Considering first the case of mobile and
immobile charges, the carrier density extracted from the split
CV measurements consists of the total charges: in the chan-
nel, barrier layers, and charge trapping sites at the high-k/InP
interface. The split CV method, when employed at room
temperature, can lead to an overestimation of the channel
carrier density, which, in turn, leads to an underestimation of
the extracted electron mobility values.
Considering next the case of parallel transport, at higher
gate voltages carriers can spill into the low mobility InP bar-
rier layer, the parallel conduction channels should then be
taken into account on the mobility extraction. The difference
in the measured lHall and leff mobilities, described by the
Eqs. (1) and (2), respectively, can be understood when
multi-channel transport is assumed.15 With two parallel
transport channels (m¼ 2), the higher mobility layer (an
intended channel¼ l1) dominates the Hall mobility due to
the l2 dependency in the numerator of Eq. (1). The unin-
tended parallel channel (a conducting layer with relatively
lower mobility¼ l2) provides only a small contribution to
the total lHall compared to leff.
lHall¼
Pm
i¼1
liri
Pm
i¼1
ri
; form¼2 lHall¼
n1l21þn2l22
n1l1þn2l2
; (1)
leff ¼
Pm
i¼1
lini
Pm
i¼1
ni
; for m¼ 2 leff ¼
n1l1þn2l2
n1þn2 ; (2)
nHall ¼ IdL
WqlHallVds
; (3)
where m¼ the number of parallel transport channels, n¼ the
number of carriers, and r¼ qnl represents the conductivity
FIG. 1. (Color online) Typical transfer characteristics of high-k/
In0.75Ga0.25As MOSHEMTs for L¼ 170lm and W¼ 20lm for various
temperatures and Vds¼ 50mV with a TEM image of the gate stack region
shown in the inset.
FIG. 2. (Color online) Comparison of lHall and leff (f¼ 1MHz) versus the
corresponding carrier density (n, nHall) at room temperature for a high-k/
In0.75Ga0.25As MOSHEMT with 2 nm InP top barrier layer, L¼ 170lm,
W¼ 20lm, Vg¼1V to 1V range, and Vds¼ 50mV.
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inside each device layer, Id¼ drain current, L¼ device
length, W¼ device width, and Vds¼ drain source voltage.
The carrier density extracted by these two methods is
shown in Fig. 3(a). For the same Vg, the maximum channel
carrier density obtained from the Hall Effect measurement is
3.4 1012 cm2 compared to 8 1012 cm2 obtained using
the split CV technique. Earlier, we hypothesized that at
higher gate voltages, the channel confinement is lost and that
carriers can spill into the low mobility InP barrier layer over
the channel region. This suggestion finds support in the n
and nHall dependencies on the gate voltage, Fig. 3(a). A pla-
teau in the nHall-Vg plot observed at higher gate voltages
might be caused by screening of the channel when charges
spill over into the barrier layer. These charges may form a
parallel channel for carrier transport.
When there are trapped charges (m¼ 3), an additional
term of n3 is added to Eqs. (1) and (2) with a mobility l3¼ 0.
From inspection of Eqs. (1) and (2), this has no impact on lhall,
due to the product of n3 and u3. However, it will reduce leff as
there is an additional term in the denominator of Eq. (2). The
influence of the trapped charges should be detected experimen-
tally as a shift in the electron density versus vs Vg characteris-
tics obtained from the split CV approach when compared to the
electron density obtained from the Hall mobility and Eq. (3). A
shift (0.2V) is observed experimentally in Fig. 3(a) corre-
sponding to a charge density of 1.23 1012 cm2. This alone is
not sufficient to explain the difference in the electron density
from split CV (3.4 1012 cm2) and from the Hall measure-
ments (8.0 1012 cm2).
Eqs. (1)–(3) and Fig. 3(b) illustrate the nHall vs. Vg char-
acteristics solved using classical Poisson equation with a
constant InP/In0.75Ga0.25As barrier offset¼ 0.2 eV for three
cases of l2¼ l1¼ 7000 cm2/Vs (comparable to single chan-
nel), l2¼ 1/4 l1 and l2¼ 1/10 l1 in bilayer semiconduc-
tors.15 The nHall characteristics in Fig. 3(a) compared to the
simulations in Fig. 3(b) suggest carrier spill over into the InP
barrier does occurs in the devices for Vg> 0 and that the
total measured nHall is dominated by the high mobility chan-
nel with l1 l2.
Comparison of electron density and mobility obtained
from the gated Hall effect measurements versus split-CV indi-
cates that the split CV method results in significant (by a fac-
tor of x2) overestimation of the channel carrier concentration
and a corresponding underestimation of the electron mobility.
Gated channel devices designed for Hall Effect measurements
allow for more confident extraction of the electron density
and mobility. It was also confirmed that the real space transfer
of charge carriers from the channel into the top barrier takes
place at Vg> 0V (Figs. 3(a) and 3(b)). However, even with
parallel conduction channels, the average Hall effect mobility
is still dominated by the high mobility channel. The spill over
may be suppressed by choosing the barrier layers with the
higher band offset. These findings should be considered in the
design of the III-V quantum well structure and the gate stack.
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FIG. 3. (a) (Color online) Comparison of Hall channel carrier density (nHall)
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MOSHEMT with L¼ 170lm and W¼ 20lm and Vds¼ 50mV (b) Simulated
nHall with a constant InP/In0.75Ga0.25As barrier offset¼ 0.2 eV for three cases
of l2¼l1¼ 7000 cm2/Vs (comparable to single channel), l2¼ 1/4l1 and
l2¼ 1/10l1 in bilayer semiconductors (see Ref. 15).
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